HTTP/2 200
server: nginx/1.27.4
date: Thu, 29 Jan 2026 09:41:15 GMT
content-type: text/html; charset=UTF-8
vary: Accept-Encoding
link:
; rel="https://api.w.org/"
link:
; rel="alternate"; title="JSON"; type="application/json"
link: ; rel=shortlink
fastcgi-cache: MISS
strict-transport-security: max-age=31536000; includeSubdomains;
content-encoding: gzip
Computer Architecture Labs
Skip to content
1. Introduction
2. Instruction Set Architecture
2.1. ARMCortex-M4ISA
2.2. Registers
2.3. AssemblyLanguage
2.4. WorkingwithARM’sdocumentation
2.5. Loopsandconditionalsinassembly
2.6. Immediatevalues
2.7. Moving 32-bit immediate values to registers
3. Memory
3.1. MemoryOrganization
3.2. MemorySegmentation
3.3 Linker
3.4 LinkerScripts
3.5 Variables
3.6 DatainRAM
3.7 DataLoader
