| CARVIEW |
Select Language
HTTP/1.1 302 Found
Date: Tue, 30 Dec 2025 14:02:32 GMT
Server: Apache
Location: https://www.chisel-lang.org/
Content-Length: 212
Content-Type: text/html; charset=iso-8859-1
HTTP/2 200
server: GitHub.com
content-type: text/html; charset=utf-8
x-origin-cache: HIT
last-modified: Sun, 28 Dec 2025 20:59:59 GMT
access-control-allow-origin: *
etag: W/"69519a4f-65f2"
expires: Tue, 30 Dec 2025 14:12:32 GMT
cache-control: max-age=600
content-encoding: gzip
x-proxy-cache: MISS
x-github-request-id: 7658:2F7ECD:A2A98A:B69D78:6953DB78
accept-ranges: bytes
age: 0
date: Tue, 30 Dec 2025 14:02:32 GMT
via: 1.1 varnish
x-served-by: cache-bom-vanm7210073-BOM
x-cache: MISS
x-cache-hits: 0
x-timer: S1767103353.517265,VS0,VE199
vary: Accept-Encoding
x-fastly-request-id: f80c56498c06e9db920a5e32566483744895041b
content-length: 8605
Chisel
Scala
Chisel is powered by Scala and brings all the power of object-oriented and functional programming to type-safe hardware design and generation.
Chisel
Chisel, the Chisel standard library, and Chisel testing infrastructure enable agile, expressive, and reusable hardware design methodologies.
FIRRTL
The FIRRTL circuit compiler starts after Chisel and enables backend (FPGA, ASIC, technology) specialization, automated circuit transformation, and Verilog generation.