CARVIEW |
Select Language
HTTP/2 200
date: Sun, 27 Jul 2025 11:58:43 GMT
content-type: text/html; charset=utf-8
cf-ray: 965bf76e8fbdc1b5-BLR
cf-cache-status: DYNAMIC
cache-control: private
set-cookie: prov=7aa61d29-46e7-4254-b14c-1616750cb57a; expires=Mon, 27 Jul 2026 11:58:43 GMT; domain=.stackexchange.com; path=/; secure; httponly
strict-transport-security: max-age=31536000; includeSubDomains
vary: Accept-Encoding
content-security-policy: upgrade-insecure-requests; frame-ancestors 'self' https://stackexchange.com
x-clacks-overhead: GNU Terry Pratchett
x-frame-options: SAMEORIGIN
x-request-guid: 37b1149c-fc0b-4f3d-ae94-1ce5f7b0b6af
x-worker-origin-response-time: 349000000
x-dns-prefetch-control: off
set-cookie: prov=7aa61d29-46e7-4254-b14c-1616750cb57a; Path=/; HttpOnly; Domain=stackexchange.com
set-cookie: __cf_bm=jJ1cV14jrveeAltsi1VEMVjPL5DMNeMbKk6mmcaYcT8-1753617523-1.0.1.1-CMupQk8_UXwqQFCPtVO4BncosfDAJBU9nGaR_Ie4cYSbPJD.HENQ0mDZ6DAyQN7gx3ZrBWN24dAT.sYzy9DXlJ2fzE9A9A2qpFbJSFalcn4; path=/; expires=Sun, 27-Jul-25 12:28:43 GMT; domain=.stackexchange.com; HttpOnly; Secure; SameSite=None
set-cookie: _cfuvid=acWrwd_L4P5Z_neCR7Nqi9h75jtfm.NPUNhMYnAlOio-1753617523343-0.0.1.1-604800000; path=/; domain=.stackexchange.com; HttpOnly; Secure; SameSite=None
server: cloudflare
content-encoding: gzip
Newest 'verilog' Questions - Code Review Stack Exchange
Skip to main content
Stack Exchange Network
Stack Exchange network consists of 183 Q&A communities including Stack Overflow, the largest, most trusted online community for developers to learn, share their knowledge, and build their careers.
Visit Stack ExchangeTeams
Q&A for work
Connect and share knowledge within a single location that is structured and easy to search.
Learn more about TeamsQuestions tagged [verilog]
Verilog is a hardware description language (HDL) maintained by Accellera Systems Initiative and standardized as 'IEEE Standard 1364'.
40 questions
- Bountied 0
- Unanswered
- Frequent
- Score
- Trending
- Week
- Month
- Unanswered (my tags)
3
votes
1
answer
111
views
SystemVerilog: LED blinker control logic
I built this simple blinker in SystemVerilog and would very much like some help to make it better:
control.sv
...
4
votes
1
answer
87
views
I2C master interacting with ADC IC
The code is for an I2C master that interacts with an ADC IC (ADS1115).
Is there a more practical way of seeing what the internal regs and wires are doing in testbench, without creating a ports for ...
4
votes
1
answer
243
views
I2C serial communication protocol for university project
For now, I have only implemented a simple I2C protocol where only the master transmits the data. Also there is ack_bit for the I2C Address only. For state 5, i.e.,...
7
votes
1
answer
273
views
RISCV ALU Implementation in SystemVerilog
This will be first of many things I will submit during my journey of self (re)learning CPU design.
I have ALU implementation for RiscV base instruction. I am not fully sure what I am looking
for, but ...
3
votes
1
answer
231
views
Implements a READ ID command between the iCE40 HX8K and the AT25SF0818 in Verilog
Question
How can I improve my Verilog code?
Context
Flash Read ID Operation
This project is an implimentation of the Read Manufacturer and Device ID (9Fh) operation ...
3
votes
1
answer
96
views
SPI prototype in Verilog: areas for code improvement
I'm working on an SPI in Verilog. I will post what I came up with here. This is an educational project compiled according to the general principle from Wikipedia. There is only one mode - exchange ...
2
votes
1
answer
81
views
Sensored BLDC commutation controller testbench code
This is testbench code for a combinational logic circuit with 6 input variables and 6 output variables. The 3 binary HS (hall sensor) input variables are signals given by the BLDC motors' sensors that ...
3
votes
1
answer
112
views
Sensored BLDC Commutation Controller code
For context, I'm using a maxII epm240 cpld, and I want to be able to program this to FPGAs too. I know I could build this in a typical state machine fashion since a sensored BLDC motor controller is a ...
3
votes
1
answer
89
views
Detect when X-axis inputs and Y-axis inputs go high
I am working on a module named PinCoordinates that detects when X-axis and Y-axis inputs go high. This will be programmed onto an Altera MAX V CPLD. I am ...
4
votes
1
answer
150
views
Design and stimulus for a simple Mealy finite state machine
I am trying to code a state machine for the given state diagram:
I
...
2
votes
1
answer
232
views
ROM memory in SystemVerilog and cocotb
The Verilog module describes a ROM memory. An initialization file is needed for the INIT_FILE parameter.
Below are Makefile, gtkwave.tcl to launch gtkwave, ...
1
vote
1
answer
113
views
Clock frequency meter module
The module measures input clocks. It requires some reference clock. There can be from one to five input clocks to measure it. Output values are usual unsigned ones. As expected, it should be reset ...
2
votes
1
answer
289
views
SystemVerilog implementation of an N-bit prefix adder logic design
I want some feedback about my code (anything is welcome). It is working, but it feels like a clumsy implementation. Because I am self-learning from a book without an answers section, it becomes ...
4
votes
2
answers
611
views
Simple GPIO design module in SystemVerilog
I am designing a very crude general-purpose input/output (GPIO) module to provide IO pin control to a RISC-V (like) architecture microprocessor I am currently playing with.
This is the code so far:
<...
2
votes
1
answer
82
views
Variable output stream delay no shift register
I'm looking to improve my Verilog coding form by reducing utilization and learning any tricks more experienced Verilogers may know.
This module takes in a pulse data stream with pulses occurring ...
- The Overflow Blog
-
-
- Featured on Meta
-
-
Related Tags
hdl × 17
fpga × 14
system-verilog × 14
beginner × 8
rtl × 2
embedded × 2
device-driver × 2
state-machine × 1
serial-port × 1
haskell × 1
python-3.x × 1
python × 1
parsing × 1
parsec × 1
object-detection × 1
io × 1
more related tags
Hot Network Questions
- How to navigate in the Universe's Heat Death
- Are classified documents subject to a subpoena in discovery?
- Humans on alien planet get tailed by silent humanoids
- How to make that the object sliding down along the local axis while following the rotation of the another object?
- How much of a really big a spaceship could a nuke take out?
- Will this work as an XOR gate?
- How do Japanese people understand the reading of a single kanji with multiple readings in their everyday life?
- Kepler's first law proof error - can anyone help me see what the error is?
- I don't understand Photos Library.photoslibrary
- Shared-Memory Queue Implementation in C
- Why does the node Bounding Box suddenly produce a different result in version 4.5?
- How to extend an MDF shelf?
- Source for Adam naming the angels
- Why does Gaza Humanitarian Foundation (GHF) not distribute more food in Gaza?
- Can a minor run a business by having an adult act on their behalf?
- I don't have enough alive employees to start the day. What now?
- What is the meaning of 'Tel.......,qui......'
- Can Spi flash memory's contents be corrupted from heat?
- Balancing a Holy Water Bomb
- What is the best way to bevel these corners without these deformations showing?
- Is there such a thing as 'aerospace grade software'?
- Existence of Jordan curves between a compact and an open set
- Class for validating code in different Conda environments with PyTorch
- How to put commutative symbol in a commutative diagram?